(全4頁)



### 19 日本国特許庁

## 公開特許公報

願 (22) 為特 4:10:53 120 ①特開昭 40€ 51 - 118392 特許护人官職 昭51. (1976) 10.18 1 克明の名称 43公開日 セインクホクルク 半过年数日 0 四级处方量 50-43972 20特願昭 N) 7 昭50.(1975)4./0 ②出願日 大阪府門直市天堂門直1006著地 審査請求 粒子运数蔬菜株式会社內 未請求 E3 庁内整理番号 72/0 57 72/6 57 6426 57 (1301/2) 3 特許出額人 大阪府門真市大字門真1006番地 (t) Hi (582) 松下 電器 企業 株式 会社 8 B 松 Ŧ 正 50日本分類 \$1) Int. C12. 化去石 〒 571 4 代理人 4907HO HOIL 21/90 大阪府門真市大字門真1006番地 {E 99501 松下電器產業株式会社内人 990E3 (5971) 弁型士 中 尾 敬 男 ĸ (25 1名)\* (251872 122008 1045<u>0-31</u>11 1527 20 FD 5 添付出版の日本 45 : 力五五五 (1) 明 細 岩 50 1 (2)[4 iúi BIT: 1 id Œ 巜 Æ (3)

O

1、只用口采贷

. 3

(4)

中は佐住守の日政方法

風出湖本

2、存存的法の定律

一对农民华口作者校园民中区七九二百代经双区 上长、との二年化歴紀四天比し、会知四月の小な るたびななななないてニョウをみはするエモと、 との二丁目をお外的に写真食物し、自己中毒体力 なの一位を見出する工口と、 4 比半辺休び以の口 世紀天大尺口口をお成する「日と、このでは口を 1 0 二 1 D 上 K G G B E G B L T G B R B K B E 西日日本介配する工口と、日本母日日本マスクと LT. GREGGERRRKABLTGEBAR 日由し、不死日を任在する王口と、少くとも上出 中国 体压块 化二乙醇 电压 化 化 口 世 口 卡 多 只 し 九 な、以口コンタクトのための月を日沢的ド本耳☆ BTBIBE, BORBERBETBIULEUR たことを守口とする平均外西口の口口方法。 3. 影明力許地公敦明

在20日子为只图(以下MOS口とワナ)中心 本はDの日町万数を口りなべしたかっては引する。

D 化粧化よりの TOOOA のフィールドロ化色豆豆 2 卡尔尼 (人) 心产用 0 可其众可拉尔 T B R 的长口 口里专公司 L 中国政策专口出产 4 4 5 60 4 医口巴し たびほ上に 1000~1800 Åのゲートロ化限公口 4 更以口化性以上为公司之间、 きろは、 内4000 A ののだお思い口のも全区K - 以K タのナる也。 и по пробрить при опри по го 双两尺口去 レグート日 日 0 6 2 2 2 1 1 2 60 。 7 1 1 元 とえばロのトランジスタのゲート形目である。つ なべとうして気をれたり自己意気以およりなる口 DO . COTETXILLTARY-LOCER ひょそのひゃりひなて込みのだけまし、ロビびび を口出する(1)。しかるひ、匹及と民対の口口不具 ロロモロロレソース、ドレインロロ'0、9とする。 D. D.化盐乡10、CVD在K19二D化益以D 1 C t B G L t G . A Q P I U D G B B B B B b e コンタクトホールを外口し、アルミニクスワのロ

14011,12,13,14TEQLTMO8

口中耳体员口长口口才る。

一 3 日 尺 5 2 2 2 2 2 4 3 4 3 4 3 4 1 上 K 一 5 K 5

しかるに、かかる口及住民かいては、ゲートロ 作日 4 七 9 巨 B 回 E D O E

## \$\frac{11 \cdot \cd

以下、本交別の共戸かを以4名にしたがって設 引する。

まず、一辺口頭、外見はP口半四位が近21上にか可信在により一ちに二口化品が四22を今えた eooodをはし、まちに口伝の口が形形的して二口化品が口にないにはし、欠な刀口の小をもで口の口が上口を住在以口23をCVDEによりもOOAをはし、2DNとするら、のに二旬化品の口とられた口、のに二旬化品の口とられた口にないたりによりしいななり、たに見口とかのDや比がのこののかなりであってなりする。久然之口からしいです。この2DNをあるになりによいの。

しかるのち、四日化をあるいは C V D 無 K I り 金 匹 K 一 の K 二 5 化 色 五 四 3 2 を 3000 A 25 の し、 せ の 性 な び コン チ ク ト の た む れ た な し て ソ ー ス ・ ゲ ー ト ・ ドレ イン 足 な 3 2 、 3 3 、 3 4 上 I ひ も の 会 丘 足 G 3 5 を を な し て (の) K 示 ナ M 〇 8 22 平 3 体 会 丘 か 作 の て 2 る。

以上のようド本の外の口及方法ドよれば、フィ


●無限651-1183523


一ルドの代の上での夕日日日日の日はてアンダーカットが生じたいので、不口の日か成 のから 代口に口(てもこく、かつ、金口の ののさから 色品供取口口より口(てもと口を無じたい。また ゲートロ代口上には食化供取口をか成したいので 報合尼口のゲートにび困する所図を を生じたい。 また安工をとになしてもフェトス・ナング I 保 かりなせて、かつ同一マスクで多ムに乗れてきる 切の工質の毎日の大力もものである。


#### 4、品质口口口类规划

..... ゲート पび、 P P、 D O 、 D 1 ..... ソース、 アレインロは、 S 2 ..... 二 P で 表 9 F、S 2 ..... コウ 、 S 4 ..... ソース、 ゲート、 アレイン P P、S 6 ..... 今 D P P。

代码人心氏名 产品士 不 見 回 另 作が1名







### 手統補正資

R 10 6 2 4 1 0 A 18 B

特许庁县官员

1事件の表示

اينطفا

52.10.20

昭和 80 年 特 許 题 第 43972 号

2 発明の名称

半導体装証の製造方法

3 補正をする名

取用 との の 係 特 許 出 願 人 性 所 大阪府門 真市大字門 真 1006番地 名 称 (582) 松下 定 設 産 菜 株式 会 社 代 及 智 山 下 使 彦

4代理人 〒571

住 所 大阪府門真市大字門異1006番地 松下電器産業株式会社内

氏 名 (5971) 弁理士 中尾 敏 男婦子

(设施先 贸易(QR)437-1121 特許分配) 「许 篇: 「

6 相正の対象

(1) 明細草の特許所求の範囲の句 6 粒 正 の 内 容

(1) 明細草の特許抑求の範囲を別紙の通り特正いたします。

7210 57 9900H0 7216 57 9900C1 6426 57 9900E3

特許法第17条の2による補正の掲載

昭和 50 年特許頤落 43972 号(特開昭 5/-//8392号 昭和5/年/0月/8日

発行公開特許公報 5/- //84 号掲載) につ

いては特許法第17条の2による補正があったので

日本分類

下記の通り掲載する。

庁内監理番号

#### 特許別求の庭園

Translation of Fat. Laid-open Pub. No. 51-118392

### 1. Title of the Invention

METHOD FOR MANUFACTURING A BEHICONDUCTOR DEVICE

## 2. Scope of the Patent Claim

A method for manufacturing a semiconductor dovice, characterized by comprising: a stop of forming a double layer by laying over a silicon dioxide film formed on a surface of D semiconductor substrate of one conductivity type an insulating matorial layer smaller in otching speed as compared with cold silicon dioxide film; a step of exposing a portion of said semiconductor substrate by selectively photoetching said double layer; a step of forming an inculating film at an exposed portion of said Demiconductor substrato; a step of depositing an electrically conductive film on said inoulating film and said double layer and then selectively etching said electrically conductive film; a step of exposing said substrate by selectively etching said insulating film using said slectrically conductive film as a mask and diffusing impurities; a step of forming an insulating film at least on said semiconductor substrate and sold electrically conductive film and then selectively photootching a hole for an electrode contact; and a Gtop of forming a metal interconnoction.

3. Detailed Description of the Invention

A conventional method for manufacturing a field effect type (hereinafter, simply referred to as MOS type) semiconductor device will be described with reference to Fig. 1.

On a semiconductor substrate 1 of one conductivity type, e.g., P type, is uniformly formed a field silicon oxide film 2 of approximately 7,000 A by a thormal oxidation mothod (a), and then an opening is formed solectively by a common photoetching tochnique to have the substrate exposed (b). On the exposed substrato is formed a gate cilicon emide film 4 of 1,000 - 1,500 A by a thermal oxidation method (c), and, furthermore, a polycrystalling silicon film 5 of approximately 4,000 A to formed uniformly across the entire surface (d). Then, according to a common photostching technique, tho polyczystalline eilicon film 5 is seloctively romoved to theroby form a gate electrode 6 (a). For example, 7 is a gate intorconnection of another transistor. Thon, using the electrods & and the interconnection 7 comprised of the remaining polycrystallino silicon film & 00 a mask, the gate silicon exide film ( is removed selectively by a buffered fluoric acid solution to thoreby have the substrate exposed (f). Thereafter, an impurity layer opposite in polarity to the substrate is formed to thoreby doline source and drain regiono 8 and 9.

After forming a silicon dioxido film 10 according to a

thermal oxidation m thod and CVD method, a contact hole botwoon the substrate and the polycrystallin officen film in formed and then an interconnection is defined by electrically conductive layers 11, 12, 13 and 14 of aluminum or the like, thereby constructing an MOS type semiconductor device.

् ४७४ अवस्य ६६, ३३ ४०,४४०,०००

However, according to such a manufacturing method, when stching the gate exide film 4 using the polycrystalline silicon film 5 as a mask, the field exide film 2 is etched at the same time, and, therefore, everhange 13 and 16 are formed as shown in Fig. 1(f) at locations immediately below the interconnection 7 comprised of a polycrystalline silicon film on the field exide film 2. As a result, for example, as shown in (g), the electrically conductive metal layer 14 may be disconnected at a portion 17. This will be further described with reference to Figs. 2 and 3.

substantially the same for the overhange 15 and 16 of the interconnection 7 comprised of a polycrystalline silicon film on the gate exide film 6 and the field exide film 3. However, regarding the direction of depth, at a portion of the gate exide film 4, since the silicon substrate 1 serves as a stopper against etching, etching does not proceed beyond the thickness Y of the gate exide oxide film; whereas, the field exide film 3 is thicker than the gate exide film so that it is etched until x has been

reached. The e ndition obtained by the subsequent thornal oxidation in illustrated in Fig. 2(b). At a portion of gato onide film 4, growth takes place from both sides of the silicon substrate 1 and the interconnection 7 approximately at the same apead and an oxide film 4' of Y/2 or more grown so that the overhang 19 disappears. However, since the growing apack of an onide film 3' which is formed on the field onide film 2 is plower, the overhang 16' still remains, and there is formed a step t which is largor than the step above the gate onida film 2. Moreover, even after the formation of a milicon dioxide film according to a CVD method, this stop is not reduced. If a thick metal conductive layer 14 of aluminum or the like is formed with the overhang 16' present according to a vapor deposition or the like, the etching solution will penotrate into the overhang portion, so that otching of the metal layor 14 takes place from the side of everhang 16'. As a rocult, there arises a disadvantago of narrowing of a pattern or production of disconnoction at portion 17 as shown in Fig. 3.

Under the direumstances, in accordance with the present invention, focusing on the drawbacks of the prior art, there is provided a method for manufacturing a samiconductor device which includes forming an insulating film having an etching apaced smaller than that of a silicon dioxide film against a buffered fluoric acid polution between a field wide film and a

polycrystalline silicon film, so that the field exide film is not etched during etching of the gate exide film and devices are not adversely affected.

SOT WITH SO THURSON LEGAL

Hereinbelow, an embodiment of the present invention will be described with reference to Fig. 4.

In the first place, on a semiconductor substrate 21 of one conductivity type, e.g., F type, is uniformly formed a silicon dioxido film 22, for example, to 6,000 Å according to a thermal exidation method, and then an insulating material layer 23 having an etching speed smaller than that of a silicon dioxide film against a buffered fluoric acid polution, e.g., a silicon nitride film, is formed to the thickness of 300 Å according to a CVD method to thereby define a double layer (a). After forming a predetermined pattorn using a photoresist film, etching is carried out at 80 °C using an otching polution which etches the pilicon dioxide film and the silicon nitride film at the same etching speed, such as a solution containing fluoric acid and water at the weight ratio of 0.5%. Since the etching speed is the same, even if this double layer to otched at the same time, no overhang of silicon nitride film 23 is formed (b).

Thon, on the substrate 24, which has been exposed as a result of the above-mentioned etching, is formed a gate onide film 25 to 1,000 Å (c), and then an electrically conductive film 26, such as a polycrystalline silicon film, is unif any formed

to 4,000 Å across the entire surface (d). Theresiter, the polycrystalline silicon film 26 is formed into a prodetorminod pattern according to a common photoetching techniquo to thereby define a gato electrodo 27 and other interconnection 28 (0). Then, using the electrode 27 and the interconnection 28 comprised of a polycrystelline silicon film as a mask, the gate oxide film 26 is otched by a buffered fluoric acid colution. In this instance, as different from the mothed of Fig. 1, since the Bilicon nitrido film 23 is formed on the field omide film 22, the Bilicon mitrido film 23 is hardly otched by the buffered fluoric acid solution. Therofore, a step 29 of the polycrystalline Silicon film 23 above the field oxide film 22 remains virtually unchanged at approximately 4,000 Å oven after the exposure of the substrate 21 by etching the gate oxida film 25 so that no overhang is produced. Then, at an exposed portion of the substrate, an impurity layor opposite in conductivity type to the substrate is formed to thereby form source and drain regions

Thereafter, a silicon diomido film 32 is formed to 1,000 A acrond the entire surface uniformly according to a through oxidation method or CVD method, and then a holo for use in an electrode contact is selectively formed, followed by a stop of vapor depositing a metal, such as aluminum, to thereby form source, gate and drain interconnections 32, 33 and 34,

respectively, and other metal interconnection 35, so that there is formed an MOS type semiconductor device shown in (6).

As described above, according to a manufacturing method of the present invention, since no undercut is produced at an edge portion of a polycrystalline silicon film on a field omide film, at thermal omide film subsequent to the formation of an impurity layer can be thin, and no disconnection is produced owen if the thickness of a metal interconnection is larger than the thickness of a polycrystalline silicon film. In addition, since no silicon mitride film is formed on the gate emide film, no problems associated with a composite insulating film gate are produced. Besides, as compared with the prior art process, the number of photoetching steps is not increased, and an implementation can be carried out easily using the same mask, so that the industrial value of the present invention is very high.

# 4. Brief Description of the Invention

Figs. 1(A)-(g) are cross sectional vious for explaining a prior art process for manufacturing an MOS translators

Fig. 2(a) is a cross sectional view showing the main portion of a step of Fig. 1(b) on an enlarges scale;

Fig. 2(b) is a cross sectional view showing the condition after forming an oxide film in Fig. 2(a);

Pig. 3 is a cross sectional view showing the main portion of

Fig. 1(g) on an enlarged scalo; and

Pigs.  $\delta(a)$ -(g) are cross sectional vious of a method for manufacturing an MOS typo semiconductor device according to an embodiment of the present invention.

- 21: P type semiconductor substrato
- 22: 6ilicon diomide film
- 23: Silicon nitride film
- 25: Gate oxide film
- 26: Polycrystalline Gilicon film
- 27, 28: Gato electrode & interconnection
- 30, 31: Gource and drain regions
- 32: Silicon dioxide film
- 32, 33, 34: Source, gate and drain interconnactions
- 35: Metal interconnection